Pinned Loading

1. eecs151_FPGA_RISC-V_Project eecs151_FPGA_RISC-V_Project Public

   Target tech: Xilinx Zynq-7020 (Digilent PYNQ Z1 dev board)

   Verilog 2

2. UC_Berkeley_251a_ASIC_RV32I_project UC_Berkeley_251a_ASIC_RV32I_project Public

   This little ASIC design was taken through the (almost) full RTL-GDS flow using commercial EDA tools (VCS, Cadence Genus, Innovus, Siemens Calibre) with sky130 node

   Verilog 2

3. RTL_DV_UVM_experiments RTL_DV_UVM_experiments Public

   Exploration of the best SystemVerilog (IEEE 1800-2023) practices and more

   SystemVerilog

4. opencloud_devops opencloud_devops Public

   Self-hosted OpenCloud with Prometheus and Grafana monitoring

   HCL

5. totem-shield-module totem-shield-module Public

   ZMK support for Totem Keyboard

   5 17

6. nvim-config nvim-config Public

   Custom, lean, but quite powerful nvim config. Quite heavy on custom keybindings.

   Lua